

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/659,872	09/13/2000	Hartmund Terletzki	00P7882US	7001	
7590 01/07/2004			EXAMINER		
IRA S. MATSIL, ESQ.			NGUYEN, MINH T		
SLATER & MATSIL, L.L.P. 17950 PRESTON ROAD,			ART UNIT	PAPER NUMBER	
<b>SUITE 1000</b>		2816			
DALLAS, TX	75252	DATE MAILED: 01/07/2004			

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary		Application	on No.	Applicant(s)				
		09/659,87	72	TERLETZKI ET AL.				
		Examiner	,	Art Unit				
		Minh Ngu		2816				
Period fe	The MAILING DATE of this communication apor Reply	ppears on the	e cover sheet with the c	orrespondence addr	ess			
THE - Exte after - If the - If NO - Failt - Any	ORTENED STATUTORY PERIOD FOR REP MAILING DATE OF THIS COMMUNICATION resions of time may be available under the provisions of 37 CFR 1 SIX (6) MONTHS from the mailing date of this communication. The period for reply specified above is less than thirty (30) days, a reduce period for reply is specified above, the maximum statutory period received by the Office later than three months after the mailing date of the provided period for reply will, by stature ply received by the Office later than three months after the mailing date of the provided period for reply will, by stature ply received by the Office later than three months after the mailing date of the provided period for reply will, by stature ply received by the Office later than three months after the mailing date of the provided period for reply and the provided period for reply specified above.	I. 1.136(a). In no even pply within the state d will apply and wi ute, cause the app	ent, however, may a reply be timutory minimum of thirty (30) day: ill expire SIX (6) MONTHS from lication to become ABANDONE	nely filed s will be considered timely. the mailing date of this como	munication.			
1)🖂	Responsive to communication(s) filed on 30	October 200	<u>3</u> .					
2a)[	This action is <b>FINAL</b> . 2b)⊠ Thi	is action is no	on-final.					
3)[	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposit	ion of Claims							
4)⊠	Claim(s) 2-30 is/are pending in the application	on.						
4a) Of the above claim(s) is/are withdrawn from consideration.								
5)⊠ Claim(s) <u>2-8 and 10-14</u> is/are allowed.								
6)⊠ Claim(s) <u>9,15,18,20-28 and 30</u> is/are rejected.								
7)⊠	Claim(s) <u>16,17,19 and 29</u> is/are objected to.							
8)[	Claim(s) are subject to restriction and	or election re	equirement.					
Application Papers								
9) The specification is objected to by the Examiner.								
10)⊠ The drawing(s) filed on <u>12 April 2002</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.								
	Applicant may not request that any objection to the	e drawing(s) b	e held in abeyance. See	e 37 CFR 1.85(a).				
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority	under 35 U.S.C. §§ 119 and 120							
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> <li>13) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet.</li> <li>37 CFR 1.78.</li> <li>a) The translation of the foreign language provisional application has been received.</li> <li>14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.</li> </ul>								
Attachmer	nt(s)							
2) Notice	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449) Paper No(s)	·	4) Interview Summary 5) Notice of Informal P 6) Other:					

Application/Control Number: 09/659,872 Page 2

Art Unit: 2816

#### **DETAILED ACTION**

## Continued Examination Under 37 CFR 1.114

- 1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 10/30/03 has been entered.
- 2. Claims 2-30 are pending. The following is a detailed Office action.

### Claim Objections

3. Claims 9 and 21 are objected to because of the following informalities:

In claim 9, line 2, "a first reference voltage node carrying" should be deleted because this node does not have any structural relationship with any other elements in the circuit, i.e., the present of this node would create the lack of structural relationship problem,

line 6, "different that the first voltage level" should be changed to -- different than the first voltage level --.

In claim 21, line 2, "levels", first occurrence, should be changed to -- level --.

Appropriate correction is required.

## Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 9, 15, 18, 20-27 and 30 are rejected under 35 U.S.C. 102(b) as being anticipated by US Patent No. 6,181,165, issued to Hanson et al. (a copy of the reference is not provided because it is listed in the IDS (PTO-1449).

Note that the rejections are based on Fig. 1 which is prior art, and Fig. 1 is known before the filing date (March 9, 1998).

As per claim 9, Hanson discloses a level shifting circuit (Fig. 1), comprising:

a first reference node carrying a first voltage level (about 1V, reduced voltage, column 2, lines 18-20);

a second reference voltage node carrying a second voltage level (ground, column 1, line 40), clearly ground is different from 1V;

a third reference node carrying a third voltage level (VDD), it is clear that VDD is different than ground or 1V;

an input node to receive an input signal (IN), the input signal varying between the first voltage level and a second voltage level (from 1V to ground);

a first n-channel transistor (106) having a first source/drain region, a second source/drain region and a gate, the gate being coupled to the input node (IN);

a second n-channel transistor (108) having a first source/drain region coupled to the second source/drain region of the first n-channel transistor, a second source/drain region coupled to a second voltage level reference node (ground) and a gate coupled to a first enable signal node (ENABLE);

a first p-channel transistor (104) having a first source/drain region coupled to the first source/drain region of the first n-channel transistor, a second source/drain region and a gate coupled to the input node (IN);

a second p-channel transistor (102) having a first source/drain region coupled to the second source/drain region of the first p-charnel transistor, a second source/drain region coupled to a third reference node (VDD) and a gate coupled to a second enable signal node (ENABLEN).

As per claim 15, the recited limitation is disclosed in column 1, lines 29-30.

As per claim 18, it is clear that the third voltage level (VDD) is greater than the first voltage level (1V, reduced voltage).

As per claim 20, Hansen discloses a level shifting circuit (Fig. 1) comprising:

a level-shifting section (FETs 104 and 106) responsive to an input logic signal (IN), the input logic signal varying between a first voltage level (ground) and a second voltage level (1V, reduced voltage, column 2, lines 18-19), the level-shifting section providing an output logic signal (OUT), the output logic signal varying between the first voltage level (ground) and a third voltage level (VDD), the third voltage level being different than the second voltage level (VDD  $\rightsquigarrow$  1V);

a first reference voltage node carrying a voltage at the first voltage level (ground); a third reference voltage node carrying a the third voltage level (VDD); and Application/Control Number: 09/659,872 Page 5

Art Unit: 2816

an enable/disable section (FETs 102 and 108) including a first portion (FET 108) coupled between the level shifting section and the first reference voltage node (ground) and a second portion (FET 102) coupled between the level shifting section and the third reference voltage node (VDD), the enable/disable section being responsive to an enable/disable signal (ENABLE/ENABLEN), the enable/disable section causing the output terminal to be placed. at a relatively high output impedance condition independent of the logic state of the input logic signal in response to a disable mode indication from the enable/disable signal (column 1, lines 30-33, tri-state).

As per claim 21, VDD or 1V represent logic "HI" and ground represents logic "LOW".

As per claim 22, the recited first transistor reads on FET 104 and the recited second transistor reads on FET 106.

As per claim 23, the recited third transistor reads on FET 102 and the recited fourth transistor reads on FET 108.

As per claim 24, disclosed in column 1, lines 29-33.

As per claim 25, the recited first switch reads on FET 108 and the recited second switch reads on FET 102.

As per claims 26-27, since ENABLEN is inverted of ENABLE (column 1, lines 29-30), the recited limitations are inherently met.

As per claim 30, (102) and (108) are MOS transistors.

Claim Rejections - 35 USC § 103

Application/Control Number: 09/659,872 Page 6

Art Unit: 2816

5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person

having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

manner in which the invention was made

Claim 28 is rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No.

6,181,165, issued to Hanson et al.

Hanson discloses a level shifting circuit having the structure discussed in claim 26 but he

does not explicitly disclose the inverter is powered by the power supply voltage VDD.

As known by a person skilled in the art, the inverter in the Hanson circuit can be powered

by the VDD or the reduced voltage, and using VDD to power the inverter, FETs 102 and 108 can

be functioned more like switches because smaller voltage drop across the drain and source of the

FETs, i.e., recall the basis operation of a FET, when a FET is used as a switch, the FET should

be operated in saturation mode.

It would have been obvious to one skilled in the art at the time of the invention was made

to power the inverter using VDD voltage instead of the reduced voltage to improve the output

swing of the OUT signals.

Response to Arguments

6. Applicant's arguments with respect to the claims have been considered but are moot in

view of the new ground(s) of rejection.

## Allowable Subject Matter

7. Claims 2-8 and 10-14 are allowed for the reasons noted in the previous Office actions.

8. Claims 16-17, 19 and 29 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, second paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

Claims 16-17 and 19 are allowable because the prior art of record fails to disclose or suggest the inclusion of a level shifter in the inverter circuit as recited in claim 16.

Claim 29 is allowable for the same reason noted in claim 16.

9. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Minh Nguyen whose telephone number is 703-306-9179. The examiner can normally be reached on Monday, Tuesday, Thursday, Friday 7:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 703-308-4876. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9318.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

> Minh Nguyen Primary Examiner

Art Unit 2816